Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

This is an Open Access publication published under CSC-OpenAccess Policy.
Publications from CSC-OpenAccess Library are being accessed from over 158 countries worldwide.
Improved Irregular Augmented Shuffle Multistage Interconnection Network
Sandeep Sharma, K.S.Kahlon, P.K.Bansal, Kawaljeet Singh
Pages - 27 - 32     |    Revised - 06-08-2008     |    Published - 16-09-2008
Volume - 2   Issue - 3    |    Publication Date - June 2008  Table of Contents
Augmented Shuffle Network (IASN), Fault Tolerant MIN, Four Tree Network, Four Tree Network, Routing, Permutation
Parallel processing is the information processing that emphasized the concurrent manipulation of data elements belonging to one or more processors to solve a single problem. The major problem to achieve high-level parallelism is the construction of an interconnection network to provide interprocess communication. One of the biggest issues in the development of such a system is to developed fault tolerant architecture and effective algorithms to analyze its characteristics. An irregular class of Fault Tolerant Multistage Interconnection Network (MIN) called Improved Irregular Augmented Shuffle Network (IIASN) is proposed. The characteristics of some popular irregular class of Multistage Interconnection Networks along with proposed IIASN network which is based on IASN[11] Network are also analyzed in this pape
CITED BY (8)  
1 Aggarwal, R. R. (2012). Design and performance evaluation of a new irregular fault-tolerant multistage interconnection network. Int J Computer Sci, 9.
2 Sharma, S. (2012, January). On bandwidth capabilites of multiprocessor interconnection networks. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA) (p. 1). The Steering Committee of The World Congress in Computer Science, Computer Engineering and Applied Computing (WorldComp).
3 R. R. Aggarwal and Dr. L. Kaur, “Fault-Tolerance and Permutation Analysis of ASEN and its Variant”, International Journal of Computer Science and Information Technologies, 1(1), pp. 24-32, 2010.
4 R. Aggarwal and Dr. L. Kaur, “Simulation of Permutation Passibility of FaultTolerant Multistage Interconnection Networks”, International J. of Recent Trends in Engineering and Technology, 3( 2), pp. 24-28, May 2010.
5 Aggarwal, R., Kaur, L., & Aggarwal, H. (2009). Design and reliability analysis of a new fault-tolerant multistage interconnection network. Icgst-cnir journal, 8(2), 17-23.
6 Sandeep Sharma , K. S. Kahlon and P. K. Bansal, “Reliability and path length analysis of irregular fault tolerant multistage interconnection network”, Newsletter ACM SIGARCH Computer Architecture News archive, 37(5), pp. 16-23, December 2009.
7 R. Aggarwal and L. Kaur, “On Reliability Analysis of Fault-tolerant Multistage Interconnection Networks”, International Journal of Computer Science and Security (IJCSS), 2(4), pp. 1 – 8, August 2008.
8 A. Mustafa, A. H. A. Hashim , O. Khalifa and S. A. Hamed, “Adaptive Emotional Personality Model based on Fuzzy Logic Interpretation of Five Factor Theory’, Signal Processing: An International Journal (SPIJ), 2(4), pp. 1 – 9, August 2008.
1 Google Scholar 
2 Academic Journals Database 
3 ScientificCommons 
4 Academic Index 
5 CiteSeerX 
6 refSeek 
7 iSEEK 
8 Socol@r  
9 ResearchGATE 
10 Libsearch 
11 Bielefeld Academic Search Engine (BASE) 
12 Scribd 
13 WorldCat 
14 SlideShare 
15 PdfSR 
17 Chinese Directory Of Open Access 
1 Algirdas Avizenis, “Towards Systematic Design of Fault-Tolerant Systems”, IEEE Computer, Vol. 30, No. 4, , pp. 51-58 , April 1997
2 Patel,J.H., “Performance of processor-memory interconnection for multiprocessors.” IEEE Transaction on computers , 30,pp. 771-780,1981.
3 P.K.Bansal, K. Singh, R.C. Joshi, and G.P. Siroha, “Fault tolerant Augmented Base Line Multistage Interconnection Networks” , IEEE TENCON pp. 205-208,1991.
4 P.K.Bansal, K. Singh, and R.C. Joshi, “Routing and path length algorithm for a costeffective four-tree multistage interconnection network”, International Journal of Electronics, Vol. 73, pp. 107-115,1992.
5 Sandeep Sharma, P.K.Bansal, “A new fault tolerant Multistage Interconnection Network ”, IEEE TENCON’02 , vol 1 , pp 347-350,2002.
6 Shirakawa Isao, “Some comments on Permutation Layout”, IEEE on Networks, Vol. 10, pp. 179-182,1980.
7 Y.Yang,J.Wang , Y.Pan , “ Permutation capability of optical multistage interconnection network ”, Journal of parallel and Distributed computing ” , pp.60,2000.
8 George, B.A., P.A. Dharma and H.J. Seigel, 1987. A survey and comparison of fault-tolerant multistage interconnection networks ,Computer, vol. 20, no. 6, pp. 14-27, Jun., 1987.
9 Park, J.H., 2006. Two-dimensional ring-Banyan network: A high-performance fault-tolerant switching network. Elect. Lett., IEEE , vol. 42,249-251,2006.
10 Bataineh, S.M. and B.Y. Allosl,. Fault-tolerant multistage interconnection network. J. Telecomm. Syst., 17, pp. 455-472,2001.
11 Harsh Sadawatri , P.K Bansal Fault Tolerant Irregular augmented Shuffle Network, Proceedings of WSEAS International conference on Computer Engg. And Application, January 17-19, pp. 7-12, 2007
Mr. Sandeep Sharma
Department of Computer Science & Engineering - India
Mr. K.S.Kahlon
Department of Computer Science & Engineering - India
Mr. P.K.Bansal
MIMIT College of Engineering and Technology - India
Mr. Kawaljeet Singh
Computer Centre Punjabi University - India