ENGINEERING (IJE)

ISSN: 1985-2312

Volume 9 • Issue 4 • November 2015 Publication Frequency: 6 Issues / Year

CSC PUBLISHERS http://www.cscjournals.org

Copyrights © 2015 Computer Science Journals. All rights reserved.

INTERNATIONAL JOURNAL OF ENGINEERING (IJE)

VOLUME 9, ISSUE 4, 2015

EDITED BY DR. NABEEL TAHIR

ISSN (Online): 1985-2312

International Journal of Engineering is published both in traditional paper form and in Internet. This journal is published at the website <u>http://www.cscjournals.org</u>, maintained by Computer Science Journals (CSC Journals), Malaysia.

IJE Journal is a part of CSC Publishers Computer Science Journals http://www.cscjournals.org

INTERNATIONAL JOURNAL OF ENGINEERING (IJE)

Book: Volume 9, Issue 4, November 2015 Publishing Date: 30-11-2015 ISSN (Online): 1985-2312

This work is subjected to copyright. All rights are reserved whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illusions, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication of parts thereof is permitted only under the provision of the copyright law 1965, in its current version, and permission of use must always be obtained from CSC Publishers.

IJE Journal is a part of CSC Publishers http://www.cscjournals.org

© IJE Journal Published in Malaysia

Typesetting: Camera-ready by author, data conversation by CSC Publishing Services - CSC Journals, Malaysia

CSC Publishers, 2015

EDITORIAL PREFACE

This is the *Fourth* Issue of Volume *Nine* for International Journal of Engineering (IJE). The Journal is published bi-monthly, with papers being peer reviewed to high international standards. The International Journal of Engineering is not limited to a specific aspect of engineering but it is devoted to the publication of high quality papers on all division of engineering in general. IJE intends to disseminate knowledge in the various disciplines of the engineering field from theoretical, practical and analytical research to physical implications and theoretical or quantitative discussion intended for academic and industrial progress. In order to position IJE as one of the good journal on engineering sciences, a group of highly valuable scholars are serving on the editorial board. The International Editorial Board ensures that significant developments in engineering from around the world are reflected in the Journal. Some important topics covers by journal are nuclear engineering, mechanical engineering, computer engineering, electrical engineering, civil & structural engineering etc.

The initial efforts helped to shape the editorial policy and to sharpen the focus of the journal. Starting with Volume 10, 2016, IJE will be appearing with more focused issues. Besides normal publications, IJE intend to organized special issues on more focused topics. Each special issue will have a designated editor (editors) – either member of the editorial board or another recognized specialist in the respective field.

The coverage of the journal includes all new theoretical and experimental findings in the fields of engineering which enhance the knowledge of scientist, industrials, researchers and all those persons who are coupled with engineering field. IJE objective is to publish articles that are not only technically proficient but also contains information and ideas of fresh interest for International readership. IJE aims to handle submissions courteously and promptly. IJE objectives are to promote and extend the use of all methods in the principal disciplines of Engineering.

IJE editors understand that how much it is important for authors and researchers to have their work published with a minimum delay after submission of their papers. They also strongly believe that the direct communication between the editors and authors are important for the welfare, quality and wellbeing of the Journal and its readers. Therefore, all activities from paper submission to paper publication are controlled through electronic systems that include electronic submission, editorial panel and review system that ensures rapid decision with least delays in the publication processes.

To build its international reputation, we are disseminating the publication information through Google Books, Google Scholar, Directory of Open Access Journals (DOAJ), Open J Gate, ScientificCommons, Docstoc and many more. Our International Editors are working on establishing ISI listing and a good impact factor for IJE. We would like to remind you that the success of our journal depends directly on the number of quality articles submitted for review. Accordingly, we would like to request your participation by submitting quality manuscripts for review and encouraging your colleagues to submit quality manuscripts for review. One of the great benefits we can provide to our prospective authors is the mentoring nature of our review process. IJE provides authors with high quality, helpful reviews that are shaped to assist authors in improving their manuscripts.

Editorial Board Members

International Journal of Engineering (IJE)

EDITORIAL BOARD

ASSOCIATE EDITORS (AEiCs)

Professor. Ernest Baafi University of Wollongong Australia

Dr. Tarek M. Sobh University of Bridgeport United States of America

Dr. Cheng-Xian (Charlie) Lin University of Tennessee United States of America

Assistant Professor Aleksandar Vujovic Univeristy of Montenegro

Assistant Professor Jelena Jovanovic University of Montenegro Serbia and Montenegro

EDITORIAL BOARD MEMBERS (EBMs)

Professor. Jing Zhang University of Alaska Fairbanks United States of America

Dr. Tao Chen Nanyang Technological University Singapore

Dr. Oscar Hui

University of Hong Kong Hong Kong

Professor. Sasikumaran Sreedharan

King Khalid University Saudi Arabia

Assistant Professor. Javad Nematian University of Tabriz Iran

Dr. Bonny Banerjee

Senior Scientist at Audigence United States of America

AssociateProfessor. Khalifa Saif Al-Jabri

Sultan Qaboos University Oman

Dr. Alireza Bahadori

Curtin University Australia

Dr Guoxiang Liu

University of North Dakota United States of America

Dr Rosli

Universiti Tun Hussein Onn Malaysia

Professor Dr. Pukhraj Vaya

Amrita Vishwa Vidyapeetham India

Associate Professor Aidy Ali

Universiti Putra Malaysia Malaysia

Professor Dr Mazlina Esa

Universiti Teknologi Malaysia Malaysia

Dr Xing-Gang Yan

University of Kent United Kingdom

Associate Professor Mohd Amri Lajis

Universiti Tun Hussein Onn Malaysia Malaysia

Associate Professor Tarek Abdel-Salam

East Carolina University United States of America

Associate Professor Miladin Stefanovic

University of Kragujevac Serbia and Montenegro

Associate Professor Hong-Hu Zhu

Nanjing University China

Dr Mohamed Rahayem

Örebro University Sweden **Dr Wanquan Liu** Curtin University Australia

Professor Zdravko Krivokapic University of Montenegro Serbia and Montenegro

Professor Qingling Zhang Northeastern University China

TABLE OF CONTENTS

Volume 9, Issue 4, November 2015

Pages

49 – 64 Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellular
 Automata Full Adder
 B. Ramesh, M.Asha Rani

Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellular Automata Full Adder

B. Ramesh

brameshb2@rediffmail.com

ECE Department Jawaharlal Nehru Technological University Hyderabad Hyderabad, 500085, India

M. Asha Rani

ashajntu1@yahoo.com

ECE Department Jawaharlal Nehru Technological University Hyderabad Hyderabad, 500085, India

Abstract

The Integrated Circuit Technology (IC) is growing day to day to improve circuit performance and density for compact systems. A novel technology, Quantum dot Cellular Automata (QCA) was introduced to overcome the scaling limitations of CMOS technology. In order to bring a new paradigm of IC design in an efficient and optimized manner, a binary to BCD code converter is designed using QCA technology based area optimized adder. It is observed that the proposed binary to BCD code converter design gives better results in terms of the area and number of QCA cells. The results obtained by the proposed design shows that 61% of area reduced compared to boolean expression based design, this design is further optimized to reduce the QCA cell count by 45% with respect to the design in [1].

Keywords: ODE Converter, Quantum Dot Cellular Automata, Clock Zones, Wire Crossover, Majority Gate.

1. INTRODUCTION

The performance and density of IC technology is increasing successfully with CMOS devices for past few decades, but at nanometer scale they are facing new challenges such as short channel effects like drain-induced barrier lowering, punch-through, velocity saturation, hot carrier effects, sub-threshold leakage currents etc. [2]. To overcome the limitations of CMOS technology, alternative nano electronic technologies have been proposed by researchers to invent a new technology which can work at nanometer dimensions; in those the International Technology Roadmap for Semiconductors (ITRS) has identified new technologies to replace the transistor based technology in future. Few of them are Resonant Tunneling Diodes (RTD), Quantum dot Cellular Automata (QCA) and Single Electron Transistor (SET). Out of all these technologies QCA seems to be suitable novel computing technology to replace the conventional CMOS technology [3].

QCA technology was proposed by Craig S.Lent et al, in 1993 [4] as an alternative technology to replace conventional CMOS technology. The QCA paradigm is based on quantum dots which is more suitable for logic circuits with very high performance and low power dissipation at nanometer scale. The QCA creates general computing systems at nanometer scale by encoding the binary data with the positions of two electrons. Using this principle QCA technology solves series of problems which exist in traditional circuit implementation at nano-scale. In recent years QCA technology has gained lot of popularity due to the interest in creating computing devices and any logic function implementation at nano-scale.

The main advantages of QCA technology over conventional CMOS technology are as following:

- 1) high density (~ 10) [5];
- 2) very high operational frequency (terahertz range) [6], [7];
- 3) low-power consumption (~ 100) [8].

In this paper, a full adder unit is optimized using a corner cell based QCA inverter. The addersubtractor implemented using an area optimized 1 bit adder module. Further a binary to BCD code converter designed with 1 bit adder and compared the results with previous works via the metrics cell count, area and clock cycles [1], [9].

The rest of the paper is organized as; the section 2 briefly covers an introduction to QCA, clocking schemes and wire crossovers. Section 3 covers about previous QCA adders and binary to BCD code converter. The details of proposed area optimized QCA full adder, implementation of area efficient binary to BCD code converter and adder-subtractor using an area optimized full adder is presented in section 4. The section 5 covers the comparison of performance metrics in proposed designs with conventional adder and binary to BCD code converter. Finally conclusions are presented in section 6.

2. QCA BACKGROUND

In QCA technology primitive element is QCA cell as depicted in Figure. 1(a), contains four quantum dots placed at the corners of a square cell (18nm X 18nm). Quantum dot is normally 5nm diameter single electron container. Two electrons are injected into a QCA cell and they occupy two diagonal quantum dots in the cell keeping maximum distance due to columbic repulsion between each other. Electrons in one diagonal position can change to other diagonal position and these two directions are two polarizations, if electrons are present as shown in Figure. 1(b) polarization -1, which represents binary '0', and if electrons are as shown in Figure. 1(c) polarization is +1, which represents binary '1' [10]. There are three types of quantum dots to implement QCA circuits. 1) Metal-island quantum dots [11], [12]; 2) Semiconductor dots [13], [14]; 3) Molecular dots [15], [16], Metal-island quantum dot was first fabricated to demonstrate QCA implementation. In this method dot was built as Aluminum Island. The experiments were carried out with 1µm metal-island [6].

Semiconductor quantum dots could be used to implement QCA circuits with same fabrication method of CMOS devices. However, the current semiconductor process has not yet reached as small as nano-scale. In this paper semiconductor dot method is used for simulation at clock frequency is 1GHz.

A proposed method, but not yet fabricated is single molecule quantum dot can have advantages such as 1) highly symmetric cell structure; 2) high density; 3) very high switching speed; 4) room temperature operation; 5) possibility of self assembly. There are some technical challenges, which include selection of molecule, interfacing the cells and clocking mechanism, which are to be solved before the implementation of circuits.



FIGURE 1: QCA cell: (a) empty cell, (b) polarization -1, (c) polarization +1.

2.1 Some of the QCA Wire and Basic Gate Models

 QCA wire: An array form of QCA cells transmit binary information from one end to the other end, "1" or "0" which enters at first cell will reach to the last cell is called a QCA wire as depicted by Figure. 2(a) and 2(b) respectively.

- QCA Inverter (QI): When two pairs shifted in horizontally or vertically becomes orthogonal and complements from one pair to other pair. For example an input logic "1" is shown to be inverted in Figure. 3(a). a robust QCA inverter with seven cells has been designed in Figure. 3(b) [17].
- 3) QCA Majority (QM) gate: QCA Majority gate is an important element in the implementation of circuits, and a primitive gate is the 3-input majority gate, which consists of five QCA cells in that three are input cells, one output cell and another center cell is an evaluating cell which find the majority of binary information from three inputs and transmits to the output cell [10]. For majority of inputs logic "1" and logic "0" as depicted in Figure. 4(a) and Figure. 4(b) respectively. If A, B, C are input variables and Y is output variable the majority gate expression is given by

$$Y=M(A,B,C)=AB+BC+AC$$
 (1)

If C=0 in eq. (1) then Y=AB i.e. if one input of majority gate is "0" then majority gate becomes an AND gate.

If C=1 in eq. (1) then Y=A+B i.e. if one input of majority gate is "1" then majority gate becomes an OR gate.



FIGURE 2: QCA wires: transmitting (a) "1" and (b) "0".



FIGURE 3: QCA Inverters: (a) Corner Inverter, (b) Robust Inverter.



FIGURE 4: QCA Majority gates: (a) majority "1", (b) majority "0".

2.2 Wire Crossover

The intersection of two QCA wires is called as QCA crossover it is referred as QX. There are five types of crossovers 1) Multi-layer crossover in which two substrate layers are used to avoid interference [18]. 2) Coplanar crossover in which cells in one wire are 45° rotated [19], but it has less robustness and high implementation cost because of two types of cells [20], [21], [22]. 3) Multi-phase clocking crossover which uses three types of clocks with time division multiplexing [23]. However, it needs 8-phase clocking scheme which reduce the speed of transmission. 4) Logical crossover which uses XOR gates to avoid wire crossings. Nevertheless, it needs more area, latency is very high. 5) Clock-zone based crossover in which 180° phase difference between QCA cells in two wires to be intersected are used [24], [25]. It is very fast, robust and low cost crossover. A 4-phase clock scheme is used in this crossover.

2.3 QCA Clocking and Clock-zone Based Crossover

- QCA Clocking: There are four clock phases to QCA cells: 1) switch phase; 2) hold phase; 3) release phase; 4) relax phase as depicted in Figure. 5. [8], in the clock switch phase initially QCA cells are unpolarized and the potential barriers are low and they polarize in switch phase and their barriers become high; computation occurs in this phase. In hold phase of the clock, barriers remain at high. During the clock release phase, barriers go low and QCA cells become unpolarized. During the clock relax phase, barriers remain at low and QCA cells remain at unpolarized [26], [27], [28]. When clock is on the ground state interacts with excited states.
- Clock-zone based wire crossover: There are four clock zones in QCA cells, and they are clock 0 (green), clock 1 (pink), clock 2 (cyan) and clock 3 (white) as depicted in Figure. 6. Each clock zone differs by 90° with its adjacent or next clock zone and clock 0, clock 3 are adjacent each other. The intersection of two QCA wires can be implemented using 180° out of phase cells in two wires, so clock 0 and clock 2 can intersect to make a wire cross or clock 1 and clock3 can intersect to make a wire cross, two wire clock zone based wire cross and their signal transmission are depicted in Figure.7 (a) and Figure.7 (b) respectively.



FIGURE 5: Four clock phases in QCA.

00 1000	 • • • • • 	00 00	• •	00 000	00 00	0.0 0.0	0.0 0.0
clock	0	cloc	k 1	clock	2	clo	ock 3

FIGURE 6: QCA cells four clock zones.



(a)



(b) **FIGURE 7:** Clock-zone wire crossover: (a) clock 0, clock 2 crossover, (b) clock1, clock 3 crossover.

3. RELATED WORK

The previous work on QCA adders, Binary to BCD code converter is briefly described in this section.

3.1 QCA 1-bit Adders

A simple full adder description in terms of majority gate inverting functions, that found is [29], and as expressed by eq. (2), it can be realized with three QMs and two QIs

$$c_{out} = M(a, b, c_{in}), sum = M(\overline{c}_{out}, M(a, b, \overline{c}_{in}), c_{in})$$
(2)

Here carry output majority function can be expressed in boolean function is $c_{out} = ab + bc_{in} + ac_{in}$, sum function can be verified as follows

$$sum = \overline{c}_{out}(ab + b \overline{c}_{in} + a \overline{c}_{in}) + c_{in}(ab + b \overline{c}_{in} + a \overline{c}_{in}) + \overline{c}_{out} c_{in}$$

$$sum = \overline{c}_{out}(ab + b \overline{c}_{in} + a \overline{c}_{in}) + c_{in}ab + (\overline{a} \overline{b} + \overline{b} \overline{c}_{in} + \overline{a} \overline{c}_{in}) c_{in}$$

$$= (\overline{a} \overline{b} + \overline{b} \overline{c}_{in} + \overline{a} \overline{c}_{in}) (ab + b \overline{c}_{in} + a \overline{c}_{in}) + c_{in}ab + \overline{a} \overline{b} c_{in}$$

$$= a \overline{b} \overline{c}_{in} + \overline{a} \overline{c}_{in}b + c_{in}ab + \overline{a} \overline{b} c_{in}.$$

3.2 n-bit QCA Adders

Following are the n-bit adders using a full adder, these adders were proposed in QCA and their brief description is given below.

- *Ripple carry adder:* This is very first QCA adders that we found in [3], where n full adders are used realize an n-bit adder.
- *Carry flow adder:* It is similar to ripple carry adder except that the delay in carry flow from input to output level reduced by 1/4 clock cycles [30].
- *Carry look-ahead adder:* A QCA carry look-ahead adder design with 4-bit blocks are presented in [31], [32], [33], in which group generate and propagate signals were realized using QCA based AND, OR gates. Nevertheless, efficient uses of QMs for group generate signals realization [34].
- *Parallel prefix adder:* A parallel prefix adder would implement group generate, group propagate and carry signal with QCA based AND, OR gates, there are two QMs per a parallel prefix node. However, a parallel prefix node uses only one QM [32], whose left side input pair is the original one, here first level nodes are parallel prefix and last level nodes are Brent-Kung network.

3.3 Binary to BCD Code Converter

A binary to BCD code converter implemented in QCA technology [1], with three input majority gate and five input majority gate, the performance metrics compared with CMOS implementation. Later one occupies more than 1000 times area in comparison with QCA layouts.

4. AN AREA OPTIMIZED QFA, BINARY TO BCD CODE CONVERTER AND NEW ADDER-SUBTRACTOR

The main contribution is to design area optimized QFA based on corner based inverter, and we designed adder-subtractor and binary to BCD code converter using an area optimized QFA.

4.1. An Area Optimized QFA

We implement a QCA full adder using three QMs, two corners based QCA Inverters and two coplanar QCA crossovers (QX) [10] to optimize area and QCA cells. The block diagram representation of proposed full adder with majority gate, inverter blocks as depicted in Figure. 8(a). The QCA implementation of full adder is depicted in Figure. 8(b), there are 52 QCA cells; its latency is 1 clock cycle, with the area to $0.038 \mu m^2$. The QCA layout simulated using

QCADesigner software [35], and simulation results in Figure. 9, depict the functional correctness of the full adder, and verified with full adder truth table described in Table 1. The simulation engine parameters are shown in Figure. 10. The performance of proposed full adder comparison with previous full adders for area, QCA cell count and wire crossover is described in Table 2. Full adders in [30], [36], [37] and [38] use multi-planar wire crossovers, full adders in [10], [39], [40] and our proposed adder use coplanar wire crossovers.

4.2 Proposed Binary to BCD Code Converter

We propose a new Binary to BCD code converter using an area optimized QFA presented in section 4.1, QMs, QI and clock-zone based QX [24], [25], used for the QCA implementation, where there are 260 QCA cells and area $0.28\mu m^2$. When binary code is converted to BCD carry will be generated, if decimal equivalent of binary number is greater than or equal to 10. To find BCD code "0110" will be added to binary number. The logic circuit and majority gate based block diagram for code converter are depicted in Figure. 11(a) and Figure. 11(b) respectively. The QCA layout and simulation results of binary to BCD code converter are depicted in Figure. 12(a) and Figure. 12(b) respectively. The performance of our new design is compared with previous designs in section 5.



 a
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b
 b

(b) FIGURE 8: New QCA Full Adder: (a) Block Diagram, (b) QCA Layout.



FIGURE 9: New QCA Full Adder Simulation Results.

	Temperature:	1.000000	к					
	Relaxation Time:	1.000000e-015	s					
	Time Step:	1.000000e-016	s					
	Total Simulation Time:	7.000000e-011	s					
	Clock High:	9.800000e-022	J					
	Clock Low:	3.800000e-023	J					
	Clock Shift:	0.000000e+000						
	Clock Amplitude Factor:	2.000000						
	Radius of Effect:	80.00000	nm					
	Relative Permittivity:	12.900000						
	Layer Separation:	11.500000	nm					
Euler Method								
O Runge Kutta								
	Randomize Simulation Order							
	Animate							

FIGURE 10: QCADesigner Simulation Parameters.

Inputs			Outputs		
а	b	С	Sum	Cout	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

TABLE 1: Truth Table of Full Adder.

QFA	Cell		Area		Latency	Layer type
	count	Ratio	μm²	Ratio	(clocks)	
New	52	1	0.038	1	1	Coplanar
[10]	59	1.134	0.043	1.131	1	Coplanar
[37]	95	1.826	0.087	2.289	2	Multiple
[30]	73	1.403	0.080	2.105	3⁄4	Multiple
[39]	102	1.961	0.097	2.552	2	Coplanar
[40]	145	2.788	0.16	4.21	1	Coplanar
[38]	93	1.788	0.087	2.289	1	Multiple
[36]	79	1.519	0.064	1.684	1	Multiple

TABLE 2: Comparison of QCA Full Adders (QFA).





(b) FIGURE 11: Binary to BCD Converter: (a) Logic Circuit, (b) QCA Block Diagram.



FIGURE 12: Binary to BCD Converter: (a) QCA Layout, (b) Simulation Results.

Binary to BCD	Cell		Area		Latency
converter	count	Ratio	μm²	Ratio	(clocks)
New	260	1	0.28	1	2.5
[1] with 3 i/p majority gate	512	1.969	0.76	2.714	3
[1] with 3 i/p majority gate	474	1.823	0.72	2.571	2

TABLE 3: Comparison of QCA Binary to BCD Code Converters.

4.3 QCA n-bit Adder-Subtractor

A new adder-subtractor proposed using an area optimized full adder. A QCA XOR gate used to find the 2's complement in subtraction, XOR gate logic symbol depicted in Figure. 13(a), XOR gate realized using one OR gate, two AND gates and one inverter depicted in Figure. 13(b). The QCA majority gate, inverter block diagram of XOR gate is depicted in Figure. 13(c). In QCA implementation of XOR gate there are 33 cells and 3 clock phases or ³/₄ clock cycles used as depicted in Figure. 14(a). The functionality of XOR verified with simulation results depicted in Figure. 14(b).



FIGURE 13: XOR gate: (a) logic symbol, (b) AND, OR realization, (c) majority gate realization.



(a)



(b) FIGURE 14: XOR Gate: (a) QCA Layout, (b) Simulation Results.

The QFA as shown in Figure. 8(a) can easily be cascaded to implement n-bit adders. We use an XOR gate for each full adder and proposed new n-bit 2's complement form of adder-subtractors. For n=4, a 4bit adder-subtractor block diagram with four full adders and four XOR gates depicted in Figure. 15(a), QCA layout implementation is depicted in Figure. 15(b), there are 472 cells, $0.48\mu m^2$ area, 2.75 clock cycles used in layout design, and simulation results depicted in Figure. 15(c), shows the functional correctness of the QCA layout. For n=8 and n=16 QCA layouts implemented as depicted in Figure. 16(a) and Figure. 16(b) respectively. There are 971 cells, $0.95\mu m^2$ area, 3.75 clock cycles in the QCA layout implementation of 8bit adder-subtractor and 2158 cells, 2.22 μm^2 area, 5.75 clock cycles for 16bit adder-subtractor.







5. PERFORMANCE EVALUATION AND COMPARISONS

We evaluate the performance of an area optimized QFA for the parameters are number of QCA cells, latency and area of the layout. The values of our implementation are compared with previous designs and presented in Table 2. In particular the cell count and area are reduced by 11% to 76% and 12% to 64% which shows the improvement in the new QFA.

The performance of proposed binary to BCD converter is compared with previous design and given Table 3. Comparison of results with results in [1] shows that cell count and area are reduced by 45% to 49% and 61% to 63% respectively.

The QCA cell count and area used to design a full adder in this paper are compared with previous results as shown in Figure17 (a) and Figure17 (b) respectively. The bar '1' in the charts is used for the representation of our results and bars '2' to '8' are used for previous results. It shows that the cell count and area reduced by 76% and 64% respectively.









The results of QCA binary to BCD convertor are for cell count and area compared with previous results as shown in Figure18 (a) and Figure18 (b) respectively. The bar '1' in the charts is used for the representation of our results and bars '2' to '3' are used for previous results. It shows that the cell count and area reduced by 49% and 63% respectively.



FIGURE 18: Comparison Binary to BCD Code Converters (a) Cell Count (b) Area in μm^2 .

6. CONCLUSIONS

An area optimized QFA proposed using minimum number of cells with the latency of 1 clock cycle. It results an improvement in the performance of new design by reducing QCA layout area from 12 to 64% and cell count from 11 to 76%. This area optimized QFA is used to implement a new 2's complement based adder-subtractor for 4-bit, 8-bit and 16-bit data, the simulation results verified for their functionality.

A new Binary to BCD code converter in QCA technology is proposed to reduce area and cell count. We achieved 61% reduction in area and 45% reduction in QCA cell count.

This work can be extended to fabricate the QCA layouts using molecular or semiconductor quantum dots.

7. REFERENCES

- [1] A.G. Sasikala, S. Maragatharaj, S. Jayadevi, "Effective binary to BCD converter using quantum dot cellular automata," in Proc. 2nd Int. Conf. on devices circuits and systems, pp. 1-5, 2014.
- [2] Y.B.Kim, "Challenges for nanoscale MOSFETs and emerging nano-electronics," IEEE Trans. Electr. Electron. Mater, vol. 11, no. 3, pp.93-105, 2010.
- [3] International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net, 2007.
- [4] C.S. Lent, P.D. Tougaw, W. Porod, and G.H. Bernstein, "Quantum Cellular Automata," Nanotechnology, vol. 4, no. 1, pp. 49-57, Jan.1993.
- [5] S.E. Frost, A.F. Rodrigues, A.W. Janiszewski, R.T. Rausch, and P.M.Kogge, "Memory in motion: A study of storage structures in QCA," in Proc. 1st workshop Non-silicon Comput., 2002, pp. 1-8.
- [6] Y.Lu, M.Liu, and C.S.Lent, "Molecular quantum-dot cellular automata: From molecular structure to circuit dynamics," J.appl. Phys., vol. 102, no. 3, pp.034311-1-034311-7, 2007.
- [7] Y.Lu, M.Liu, and C.S.Lent, "Molecular electronics-From structure to circuit dynamics," in proc. 6th IEEE conf. Nanotechnol., Jul. 2006, pp.62-65.

- [8] E.P. Blair, E. Yost, and C.S. Lent, "Power dissipation in clocking wires for clocked molecular quantum-dot cellular automata," J. Comput. Electron., vol. 9, no. 1, pp. 49-55, 2010.
- [9] W. Liu, L. Liang, M. O'Neil, and E.E. Swartzlander, "A first step towards cost functions for quantum dot cellular automata designs," Nanotechnology, vol. 13, no. 3, pp. 476-487, 2014
- [10] D. Adedi, G. Jaberipur, and M. Sangsefidi, "Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover," IEEE Trans. Nanotechnol., vol. 14, no. 3, pp. 497-504, may 2015.
- [11] M. Liu, and C.S. Lent, "High-speed metallic quantum-dot cellular automata," in Proc. 3rd IEEE Conf. Nanotechnol. (IEEE NANO), vol. 2, Aug. 2003, pp. 465-468.
- [12] P. Bhattacharjee, K. Das, M. De, and D. De, "SPICE modeling and analysis for metal island ternary QCA logic device," in Information Systems Design and Intelligent Applications (Advances in Intelligent Systems and Computing), vol. 339. West Bengal, India: Spingerverlag, 2015, pp. 33-41.
- [13] M. Mitic et al., "Demonstration of a silicon-based quantum cellular automata cell," Appl. Phys. Lett., vol. 89, no.1, pp. 013503-1-013503-3, 2006.
- [14] P. Agawal, and B. Ghosh, "Innovative design methodologies in quantum dot cellular automata," Int. J. Circuit Theory Appl., vol. 43, no. 2, pp. 253-262, 2015.
- [15] A. Pulimeno, M. Graziano, A. Sanginario, V. Cauda, D. Demarchi, and G. Piccinini, "Bisferrocene molecular QCA wire: Ab initio simulations of fabrication driven fault tolerance," IEEE Trans. Nanotechnol., vol. 12, no. 4, pp. 498-507, Jul. 2013.
- [16] M. Awais, M. Vacca, M. Graziano, M.R. Roch, and G. Masera, "Quantum dot cellular check node implementation for LDPC decoders," IEEE Trans. Nanotechnol., vol. 12, no. 3, pp. 368-377, May 2013.
- [17] J. Huang, M. Momenzadeh, M.B. Tahoori, and F. Lombardi, "Defect characterization for scaling of QCA devices [quantum dot cellular automata]," in Proc. IEEE 19th Int. Symp. Defect Fault Tolerance VLST Syst., 2004, pp. 30-38.
- [18] A. Gin, P.D. Tougaw, and S. Williams, "An alternative geometry for quantum dot cellular automata," J. Appl. Phys., vol. 85, no. 12, pp. 8281-8286, 1999.
- [19] P.D. Tougaw and C.S. Lent, "Logical devices implemented using quantum dot cellular automata," J. Appl. Phys., vol. 75, no. 3, pp. 1818-1825, 1994.
- [20] A.S. Shamsabadi, B.S. Ghahfarokhi, K. Zamanifar, and N.Movahedinia, "Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop a case study," J. Syst. Archit., vol. 55, no. 3, pp. 180-187, 2009.
- [21] M. Crocker, M. Niemier, X.S. Hu, and M. Lienerman, "Molecular QCA design with chemically reasonable constraints," ACM J. Emerging Technol. Comput. Syst., vol. 4, no. 2, art. no. 9, 2008.
- [22] K. Walus and G.A. Jullien, "Design rules for an emerging SOC technology: quantum dot cellular automata," Proc. IEEE, vol. 94, no. 6, pp. 1225-1244, Jun. 2006.
- [23] R. Devadoss, K. Pual, and M.Balakrishnan, "Coplanar QCA crossovers," Electron. Lett., vol. 45, no. 24, pp. 1234-1235, 2009.

- [24] S.H. Shin, J.C. Jeon, and K.Y. Yoo, "Wire-crossing technique on quantum-dot cellular automata," in Proc. 2nd Int. Conf. Next Generation Comput. Inform. Technol., vol. 27, 2013, pp. 52-57.
- [25] M. Sangsefidi, D. Adedi, and M. Moradian, "Design a collector with more reliability against defects during manufacturing in nanometer technology, QCA," J. Softw. Eng. Appl. vol. 6, no.6, pp.304-312, 2013.
- [26] C.S. Lent, M. Liu, and Y. Lu, "Bennett clocking of quantum dot cellular automata and the limits of binary logic scaling," Nanotechnology, vol. 17, no. 16, pp. 4240-4251, 2006.
- [27] H. Cho and E.E. Swartzlander, "Adder design and analysis for quantum dot cellular automata," IEEE Trans. Comput., vol. 58, no. 6, pp. 721-727, Jun. 2009.
- [28] C.S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," Proc. IEEE, vol. 85, no. 4, pp. 541-557, Apr. 1997.
- [29] K. Walus, G. Jullien, and V. Dimitrov, "Computer arithmetic structures for quantum dot cellular automata," in Proc. 37th Asilomar Conf. Rec. Signals, Syst, Comput., vol. 2, 2004, pp. 1435-1439.
- [30] H. Cho and E.E. Swartzlander, "Adder and multiplier design in quantum dot cellular automata," IEEE Trans. Comput., vol. 58, no. 6, pp. 721-727, Jun. 2009.
- [31] H. Cho and E.E. Swartzlander, "Adder design and analysis for quantum dot cellular automata," IEEE Trans. Comput., vol. 58, no. 6, pp. 721-727, Jun. 2009.
- [32] E.E. Swartzlander, H. Cho, I. Kong, and S.W. Kim, "Computer arithmetic implemented with QCA: a progress report," in Proc. 44th Asilomar Conf. Rec. Signals, Syst, Comput., 2010, pp. 1392-1398.
- [33] A. Vetteth, K. Walus, V.S. Dimitrov, and G.A. Jullien, "Quantum dot cellular automata carrylook-ahead adder ad barrel shifter," in Proc. IEEE Emerging Telecomm. Technol. Conf.,2002, pp. 2-4.
- [34] V. Pudi and K. Sridharan, "New decomposition theorems on majority logic for low-delay adder designs in quantum dot cellular automata," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 10, pp. 678-682, Oct. 2012.
- [35] K. Walus, T.J. Dysart, G.A. Jullien, and R.A. Budiamn, "QCADesigner: A rapid design and simulation tool for quantum dot cellular automata," IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 26-31, Mar. 2004.
- [36] V. Pudi and K. Sridhran, "Low complexity design of ripple carry adder and Brent-Kung adders in QCA," IEEE Trans. Nanotechnol., vol. 11, no. 1, pp. 105-119, Jan. 2012.
- [37] B.Bishnoi, M. Giridhar, B. Ghosh, and M. Nagaraju, "Ripple carry adder using five input majority gates," in Proc. IEEE Int. Conf. Electron. Devices Solid State Circuit, 2012, pp. 1-4.
- [38] R. Zhang, K. Walus, W. Wang, and G.A. Jullien, "Performance comparison of quantum dot cellular automata adders," in Proc. IEEE Int. Symp. Circuits Syst., 2005, pp. 2522-2526.
- [39] I. Hanninen and J. Takala, "Robust adders based on quantum dot cellular automata," in Proc. IEEE Int. Conf. Appl. Specific Syst., Architect. Process., 2007, pp. 391-396.
- [40] W. Wang, K. Walus, and G.A. Jullien, "Quantum dot cellular automata adders," in Proc. IEEE 3rd Conf. Nanotechnol., vol.1, 2003, pp.461-464.

INSTRUCTIONS TO CONTRIBUTORS

The International Journal of Engineering (IJE) is devoted in assimilating publications that document development and research results within the broad spectrum of subfields in the engineering sciences. The journal intends to disseminate knowledge in the various disciplines of the engineering field from theoretical, practical and analytical research to physical implications and theoretical or quantitative discussion intended for both academic and industrial progress.

Our intended audiences comprises of scientists, researchers, mathematicians, practicing engineers, among others working in Engineering and welcome them to exchange and share their expertise in their particular disciplines. We also encourage articles, interdisciplinary in nature. The realm of International Journal of Engineering (IJE) extends, but not limited, to the following:

To build its International reputation, we are disseminating the publication information through Google Books, Google Scholar, Directory of Open Access Journals (DOAJ), Open J Gate, ScientificCommons, Docstoc and many more. Our International Editors are working on establishing ISI listing and a good impact factor for IJE.

The initial efforts helped to shape the editorial policy and to sharpen the focus of the journal. Starting with Volume 10, 2016, IJE will appear with more focused issues. Besides normal publications, IJE intend to organized special issues on more focused topics. Each special issue will have a designated editor (editors) – either member of the editorial board or another recognized specialist in the respective field.

We are open to contributions, proposals for any topic as well as for editors and reviewers. We understand that it is through the effort of volunteers that CSC Journals continues to grow and flourish.

IJE LIST OF TOPICS

The realm of International Journal of Engineering (IJE) extends, but not limited, to the following:

- Aerospace Engineering
- Biomedical Engineering
- Civil & Structural Engineering
- Control Systems Engineering
- Electrical Engineering
- Engineering Mathematics
- Environmental Engineering
- Geotechnical Engineering
- Manufacturing Engineering
- Mechanical Engineering
- Nuclear Engineering
- Petroleum Engineering
- Telecommunications Engineering

- Agricultural Engineering
- Chemical Engineering
- Computer Engineering
- Education Engineering
- Electronic Engineering
- Engineering Science
- Fluid Engineering
- Industrial Engineering
- Materials & Technology Engineering
- Mineral & Mining Engineering
- Optical Engineering
- Robotics & Automation Engineering

CALL FOR PAPERS

Volume: 10 - Issue: 1

i. Paper Submission: January 31, 2016 ii. Author Notification: February 28, 2016

iii. Issue Publication: Maarch 2016

CONTACT INFORMATION

Computer Science Journals Sdn BhD

B-5-8 Plaza Mont Kiara, Mont Kiara 50480, Kuala Lumpur, MALAYSIA

Phone: 006 03 6204 5627 Fax: 006 03 6204 5628 Email: cscpress@cscjournals.org

CSC PUBLISHERS © 2015 COMPUTER SCIENCE JOURNALS SDN BHD B-5-8 PLAZA MONT KIARA, MONT KIARA 50480, KUALA LUMPUR MALAYSIA

> PHONE: 006 03 6204 5627 FAX: 006 03 6204 5628 EMAIL: cscpress@cscjournals.org